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ABSTRACT 
The goal of this thesis is to design procedures for testing 
microprocessors and other VLSI based on their functional description 
(e.g., register transfer description) and instruction sets. The 
complete test is divided into three distinct phases: verification of 
the control functions, verification of the data-manipulation functions 
and verification of the input-output functions. The first and last of 
these are dealt with here. 
To verify control, appropriate additional signala inside the chip 
are used and made observable at the terminal pins of the 
microprocessor chip. Complete instruction sequences executed in a 
test mode then serve to verify the control functions. Procedures for 
doing this are given and also for verifying data transfer. The 
procedures for generating these test patterns can be used in the user 
environment on the basis of information in the user's manuals. The 
test-generation procedures for the input-output operations use 
state-table descriptions and are based on combining several 
theoritical results from the existing literature. 
The test-generation procedures were applied in a number of case 
studies and encouraging results were obtained. 
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CHAPTER 1 
INTRODUCTION 
The use of microprocessors and other VLSI in digital systems has 
been rapidly expanding. A large number of systems which were 
traditionally realized by random logic are making use of 
microprocessor control. Correct operation of these digital systems 
depends heavily upon proper operation of the microprocessors. The 
resulting need for dependability has given rise to an acute need for 
developing thorough and cost-effective methods to detect faults in the 
microprocessors. 
Manufacturers of microprocessors are interested in testing various 
components and devices at all levels: at the component level, during 
fabrication and before encapsulation, for DC parametric behavior (such 
as power consumption, noise sensitivity, fanin and fanout capability, 
etc.) as well as dynamic behavior; at the chip level, before 
incorporating the microprocessor into a system, for its correct 
functional operation at the rated speed; and at the board or system 
level to ensure that the microprocessor in the system is functioning 
correctly. Each of these levels has its own requirements and 
constraints on test development and application. At this point, one 
might ask why so much attention i3 being given to the level of 
testability at chip, or even at board level. A commonly quoted cost 
estimate used by people familiar with the testing process £Williams 
82] is as follows: if it costs $0.30 to detect a fault at the chip 
level, then it would cost $3 to detect the same fault when it is 
imbedded at the board level; $30 when it is imbedded at the system 
level; and $300 when it is imbedded at the system level, but has to be 
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found in the field. Thus if a fault can be detected at the chip 
level, then significantly larger costs per fault can be avoided at 
subsequent levels of packaging. 
Microprocessor testing practised in industry seems to be 
predominantly based on ad hoc techniques such as testing each 
instruction for many operands or running an application program 
[Chiang 76]. Most of these techniques do not consider any specific 
fault model, so it is not knovn how effective these techniques are in 
terms of fault coverage. Classical algorithmic methods for generating 
tests have found only limited use in connection with large-scale 
integrated circuits like microprocessors because th8y contain a very 
large number of gates, flip-flops, and inter-connections and therefore 
require an enormous amount of computation to generate test sets. 
A methodology for test generation based on a model with restricted 
microprocessor organization and instruction set was proposed in [Nair 
78]. A drawback of this model is that it cannot generate tests for 
other microprocessor organizations and instruction sets. Thatte and 
Abraham [Thatte 80] proposed a graph-theoretical model for 
microprocessors at the register transfer level. This functional-level 
testing method assumes functional fault models and generation of test 
programs is proposed in the user environment. The main drawback of 
their scheme is that the complexity of test sequences for the 
instruction decoding and control function is quite high. 
In the past, testing was generally a task performed by groups of 
technicians utilizing laboratory-type equipment with minimum 
interaction with the circuit and logic designers. With the advent of 
LSI, new approaches were needed where the logic designers had to 
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accept increased responsibilities. They had to become much more aware 
of testing needs and today it is largely their responsibility to 
design logic in a manner that it is testable [Bichelberger 78, Hayes 
ao]. This requires that attention be paid not only to the logic 
function, but also to the logic network structure. 
Design for testability techniques are divided into two major 
categories f Williams 79]• The first category is that of the ad-hoc 
techniques and consists of approaches like partitioning (the ability 
to disconnect one portion of a network from another portion of the 
network); addition of extra test points at the board level; bus 
architecture systems (similar to partitioning); and Signature 
Analysis, which requires design rules, at the board level, suoh that a 
linear feedback shift register is incorporated in the system. The 
second category consists of schemes like Level Sensitive Scan Design 
(LSSD), which allows the test-generation problem of sequential 
circuits to be reduced to that of generating tests for combinational 
logic [Eichelberger 78]. Variants of LSSD include Scan/Set Logic, 
random access scan, and Built-in Logic Block Observation (BILBO), 
which has attributes of both the LSSD approach and Signature Analysis 
[koeneraann 79]. 
Sridhar and Hayes have reported design of easily testable 
bit-sliced microprocessors [Sridhar 81 ]. They model the bit-sliced 
microprocessors as iterative logic arrays that require a constant 
number of tests, independent of array size. Another approach to 
design of easily testable microprocessors was given by Raghavachary 
rkaghavachary 81 ]. His approach is based on a two-level hierarchy 
for the control unit, which is quite similar to a microprogrammed 
control unit.  Though these two approaches are steps in the right 
direction,  they  appear  to  restrict  unduly  the  microprocessor 
organization. 
A new approach for designing easily testable microprocessors will 
be explored here. This approach is general enough to be applicable to 
all kinds of microprocessor architectures. We will, however, be 
interested only in the detection of faults on the chip level and 
assume that an external tester applies the tests, and constantly 
monitors all the necessary pins of the chip. Applying our approach to 
the board level is not expected to be dificult. 
A major obstacle in testing microprocessor chips is the poor 
observability and controllability at the terminal pins of the 
thousands of gates and flip-flops inside the chip. Our key concept is 
to pick appropriate test points inside the chip and make them 
observable at the terminal pins of the microprocessor in the test 
mode. Either no fault model whatsoever is assumed here or fault 
coverage is considered at the functional level. In other words, no 
gate models will be used and test programs are generated without 
knowing the implementation details of the chip at the gate and 
flip-flop level. Only information about the instruction set and the 
architecture of the microprocessor on the register-transfer level is 
needed. Using this information, test programs can be generated. The 
logic required for easy testability is implemented by the logic 
designer. 
1.1 A New Method for Testing Microprocessors 
A methodology for test generation, based on a model for a typical 
microprocessor organization, was proposed by  [*Susskind 82].   His 
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approach includes a new technique to verify the control functions of a 
microprocessor. A summary of his proposal follows. 
A general purpose microprocessor may be divided into four 
functional units: a control section; a memory facility; one or more 
arithmetic logic unit (ALU) or data manipulators like shifter, 
incrementor, etc.; and an input/output (i/O) section. The different 
functional units and registers are usually interconnected to each 
other a3 shown in the Figure 1-1. A complete test of the different 
functional units of the microprocessor can be divided into the 
following distinct phases: 
1 . Verification of the control functions. 
2. Verification of the data manipulation functions in the ALU 
and other data manipulators. 
3. Verification of I/O and memory facility functions. 
Sometimes I/O and memory facility functions cannot be 
distinguished from one another (e.g., Motorola 6800). 
In the rest of this chapter and the next one we will present 
functional level fault models and test generation procedures for 
detecting the stipulated faults in the control functions. We will 
consider the data transfer and data storage functions as a part of the 
control verification phase. In Chapter 3 we will present test 
generation procedures for detecting faults in the I/O functions. 
These procedures can also be used for detecting faults in that portion 
of microprocessor which generates control signals to read or write in 
the external memory. 
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The data manipulation functions refer to the various functional 
units such as the ALU, hardware used for incrementing (or 
decrementing) the program counter, stack pointer or index register; 
hardware used for computing the address of operands in various 
addressing modes such as indexed and relative, etc. Some of these 
units are referred to as data manipulators in Figure 1-1. We do not 
propose any specific fault model for the data manipulation function 
because of the wide variety in existing designs for the various data 
manipulators. We will assume that complete tests can be derived for 
the functional units for any given fault model. One approach to 
generate test sets, for functional testing of the ALU, shift, 
increment, compare, etc., would be by using Binary Decision Diagrams 
[Akers 78]. 
1.1.1 Verification of Control Functions 
The control section is the heart of the system; it interprets and 
executes stored instructions from main memory. The implementation of 
the instruction set, which is unique to each design, defines the 
control section of the microprocessor. Three techniques are used to 
implement the control section in hardware: conventional or random 
logic, programmable logic array (PLA), and microprogram control. 
Random logic gives rise to an irregular structure; control signals are 
scattered through the entire machine in an apparently random manner. 
The logic structure generated by the random logic and the PLA are 
equivalent. Microprogram control differs considerably from the other 
two. The fault-detection techniques presented here are independent of 
implementation details of the control section. 
Control operations may be classified into four basic categories: 
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instruction fetching, instruction decoding, operand fetching, and 
instruction execution. These operations dictate the necessary control 
signals required to implement the control functions defined by the 
instruction set of a microprocessor. Control signals are either 
issued to the various registers or to the various data manipulators in 
the microprocessor. Few control signals interact with I/O and memory 
facility logic. The control which interacts with the manipulators is 
verified during the second phase, when the data manipulation function 
is verified. Control, typically, interacts with the various registers 
via the gate and load signals. 
To implement an instruction, various control signals (e.g., gate 
and load signals) are required to coordinate the activities occurring 
at different times. Each signal results in an elementary operation 
and, by itself, may not accomplish the desired result. However, the 
"orchestration" of the various actions into a well-organized sequence 
of elementary operations results in the operation specified by the 
instruction. The number of control signals for a given instruction 
depends on its complexity and the internal structure of the machine. 
Since each instruction performs a unique function, the control 
sequences differ from instruction to instruction. Control functions 
implement not only the execution of instructions but also perform the 
addressing operation of sequencing from instruction to instruction to 
form a program sequence. The address modification applies to both the 
operand and instruction fetches. The address modification logic for 
program or data normally shares the ALU hardware when indexing 
operations are to be performed under the control of the execution 
logic. 
Most of the time, during an instruction fetch, operand fetch, or 
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instruction execution, data or instructiona are being transferred from 
some one register to some one other register. Hence the control 
signals which interact with the registers of a microprocessor, during 
these transfer, are very important. During the data transfer over a 
bus, the control signals involved are: gate signals, which place the 
contents of a register over the bus, and load signals, which load a 
register with whatever is on the bus. Typical "Gate" is via a 
multiplexor and typical "Load" is done by clocking latches. This is 
illustrated in Figure 1-2. If we could observe these control signals, 
then observability would be significantly enhanced. Hence in this new 
method we will observe as test points all the load signals (the set of 
all the load signals will be denoted by L) and the gate signals (the 
set of all the gate signals will be denoted by G) interacting with 
various registers. We will call these test points the "LG" output 
vector. 
We can associate a sequential state table with the control 
operation of the microprocessor. The state table, shown in Figure 
\~i, consists of the various instructions as the columns and the clock 
cycles as the rows. Different instructions will have a different 
number of clock cycles.1 We associate the load signals set L^j and 
the gate signals set G^ with the instruction 1^ and clock cycle Cj as 
observable outputs. Note that control is a special type of sequential 
machine (SM): An SM that resets itself and moves between columns only 
when reset occurs.  Thus, classical SM checking (which is generally 
Intel MCS-S048 microprocessor has an instruction set consisting of 
222 defined instructions and 42 undefined (unused) op codes. An 
instruction either consists of five clock cycles (states) or ten clock 
cycles. 
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Figure l-2i Control Signals which Interact? with the Registers 
considered impractical for such a large sequential table) is overkill. 
Instead, we can verify control operation by: 
1. Observing L.J and 0.J vectors at every clock cycle for each 
instruction. Instructions which affect the control 
depending on some specified conditions are run for all 
logical conditions. E.g., Conditional branch and jump 
instructions are run for all logical conditions (condition 
being true or false). 
2. Providing a special observable S, which comes on only when 
clock cycle C1 is left during an instruction execution, as 
an additional test point. 
3. Executing each instruction a second time. 
4. Verifying that illegal op codes (undefined op codes) are 
appropriately handled. 
Provided that the special symbol S is not added in an already 
faulty cycling process, we can be sure that each instruction begins 
with the same initial control state. Then the order in which the 
instructions are executed is irrelevant, and proper control flow is 
assured at the end of this phase. Hence we have reduced the general 
SM test problem to an easily handled special case. During this phase 
we have verified that, during an instruction execution, the control 
signals are being emitted at the proper time; and in the proper 
sequence. In other words, the "orchestration" is appropriate. 
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INSTRUCTIONS 
CYCLES    ^\ 
h h h *■ 
Cl c2;LnGn C2;L12G12 C2;L13G13 C2;LlmGlm 
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Figure 1-3: A State Table for Microprocessor Operation. 
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There might be lots of load and gate signals to be observed as test 
points. However, we are restricted in observing these load and gate 
signals by the number of chip terminal pins, available to us. One 
solution to this problem is to use a data compression scheme on these 
control signals. One data-compression scheme to decrease the number 
of observables suggested by Susskind is: 
1. Partition the control ("Gates" and "Loads") signals into 
disjoint subsets such that signals in a given subset can 
never be time coincident (e.g., the gate signals to two 
registers that feed the same bus are put in same subset). 
2. Assume that faults are such that in a subset either 
a. the correct signal occurs (no fault); 
b. some one other signal occur (fault); 
c. in addition to the correct signal, one (actually, odd 
number) other signal occurs (fault); 
d. no signal occurs (fault); 
The compression scheme which will detect the faults in a subset 
given in (2) above is: 
A. Faults (c) and (d) are detected by parity function of the 
signals in the subset - this will give one observable. 
B. We differentiate (a) from (b) by recoding the 1-out-of-ra 
code in the manner of a binary tree such that: 
-14- 
1 st observable = 1 if I>ijGj4 vector has 1 in right half (0 otherwise) 
2nd observable =» 1 if ^i^fi^* vector has 1 in right half of a half 
rri 3  observable « 1 if I^.IGJJ vector has 1 in right half of a quarter 
jth observable - 1 if Ii-yC^ vector has 1 in right half of a 1/2^_1 
Hence in this data compression scheme the number of observables in 
a subset is given by Tlog20-'i + 1 * (j+l), where o-'is the number of 
signals in that subset. (Example: A subset containig 32 signals 
require 5+1 " 6 observables). We will call all these observables the 
"footprints". 
The data compression scheme described above has the following 
desirable features: 
1. Logarithmic data compression, but only within a subset. 
2. Easy to implement. Both EXOR ( 0 ) and OR ( + ) are 
associative, so only few lines are "piped around", hence 
modest wiring costs. 
Finally, the scheme requires that the microprocessor is designed to 
operate in two different modes, the normal operating mode and the test 
mode. In the test mode the gate and load signals (after compression) 
are observed on terminal pins of the microprocessor chip which are 
normally used as bus and port pin3. An example of such a dual-purpose 
bus is the address bus which is at least partially available, since 
address information is not needed in the test mode. Moreover, because 
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each instruction is repeated, we need to put out only half the 
observables (test points) at a time. 
Actually, more severe forms of data compression scheme could be 
used; for example, the "LG" vector could be accumulated over several 
cycles (possibly an entire instruction) by a linear feedback shift 
register and the resulting 'signature' could be read out, by shifting 
out on a single terminal pin, at chosen times. Finally, note that the 
length of test sequence is moderate, as is the complexity of the 
tester. 
-16- 
CHAPTER 2 
DATA TRANSFER AND CONTHOT, TRANSFER FUNCTIONS 
In this chapter, fault models for the data storage, data transfer, 
and control (gate and load signals) transfer functions are presented» 
These fault models are substantially independent of the implementation 
details of the microprocessor. The effect of these fault models is 
illustrated with the help of examples, wherever needed. We then give 
test-generation procedures for detecting these faults and prove that 
they do in fact detect the stipulated faults. 
2.1 Fault Model for the Data Storage Function 
In this section, the following fault model for the data storage 
function, which accounts for the faults in the various registers, is 
used : Any cell of a register is allowed to be stuck at 0 or 1 and 
this fault can occur in any number of cells of any number of 
registers. In addition to this, faults may cause two or more cells of 
a register to be coupled, so that they cannot carry different logic 
values. 
A cell of a register is implemented as a flip-flop. Hence, in 
addition to checking the stuck-at-0 and stuck-at-1 faults, one should 
also verify that the cell can retain its original state, when clocked, 
i.e., one should check for 0 > 0 and 1 —> 1 transitions.  The 
fault model assumed here is independent of implementation details. 
Example: Suppose the second and fifth bits of register Rj are stuck 
at 0 and 1 , respectively. Then it would not be possible to store in 
that register any data where the second and fifth bits are 1 and 0. 
-17- 
If an Instruction Register bit is 3tuck at a certain value, then 
certain instructions will never be executed, or certain instructions 
will not be correctly executed for certain data patterns. 
Example: Consider a register cell implemented by means of a J-X 
flip-flop, as shown in Figure 2-1 . Terminal D is the input to the 
cell and Q is the output from the cell. Suppose input (a) to the J-K 
flip-flop is stuck at 1. Let the previous output of the cell be 0. 
Now we want to write a 0 (i.e., retain the previous value) in this 
cell. Due to this fault, both 'J' and 'K' inputs to flip-flop are 1. 
When J ■ K ■ 1 , then the output Q will complement after clocking 
(i.e., Qn+, - Qn). Instead of 0, a 1 will be written in this cell, 
i.e., instead of a 0 —> 0 transition, we get a 0 —> 1 transition. 
Similarly, if input (b) to the J-K flip-flop is stuck at 1, then 
when D"1 , J - K - 1 . Instead of a 1 —> 1 transition, we get a 
1  > 0 transition. 
2.2 Fault Model for the Data Transfer Function 
In this section, a fault model for the data transfer function is 
presented. This model accounts for faults in various data transfer 
paths, viz., data transfers through intercommunication buses or direct 
data paths between registers. We will assume that a line in any 
data-transfer path can be stuck at 0 or 1. In addition to this, two 
lines of a data-transfer path can be coupled, so that they cannot 
carry different logic values. The fault model assumed here is 
independent of the implementation details. 
Example: Suppose the data transfer path carrying data from register 
Rj to register Rg, as shown in Figure 2-2, has its i-th line stuck ax. 
-18- 
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0. The instruction which transfers data from register Rj to register 
Bg will not be successfully executed, if the data stored in register 
R1 has its i-th bit equal to 1. 
Suppose the i-th and j-th line of the above transfer path are 
coupled together. Then the transfer of data from register R^ to 
register R2 will not be successfully executed, if the data pattern 
stored in register Rj has different logical values in its i-th and 
j-th bits(e.g., i-th bit equal to 1 and j-th bit equal to 0). The 
resulting logic value present on these two lines will be the logical 
AND or logical OR function (depending on logical-0 or logical-1 
dominance, respectively) of the i-th and j-th lines. If the coupling 
of lines results in the logical OR function, then logical-1 will be 
transferred to both the i-th and the j-th bits of register R2>(lf 
coupling of lines results in the logical AND function, then logical-0 
will be transferred to both the i-th and the j-th bits of register 
R20 
2.3 Fault Model for the Control Transfer Function 
In this section, a fault model for the control transfer function is 
presented. Recall that it has already been established during the 
control verification phase in Section 1.1.1 that the control signals 
(viz., gate and load signals to the various registers in the 
microprocessors) are being generated properly by the control unit. 
Each of these gate (load) signals splits up electrically or simply 
fans out to gate (load) the individual cells of the register. It 
remains to verify that these control signals are correctly transferred 
to the individual cells of the register and are properly acted on. We 
assume that the control-3ignal path can be stuck at 0 or 1 and that 
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gate or load signals to any number of cells of any number registers 
can be stuck at 0 or 1 . We will illustrate below the effect of faults 
in the control transfer function to individual cells of a register. 
Example: In Figure 2-3 register Rj has eight cells. Suppose the 
gate signal Gj is correct up to point 'a'. (We have already verified 
thi3 fact during the control verification.) But suppose the 
control-signal path breaks open at point ' b', so that it acts as stuck 
at 0 or 1 . Due to this, either the contents of register Rj will never 
be gated to the bus, or the contents of register R1 will always be 
gated to the bus. Let the galw and load signals be active when their 
values are 1. Suppose an instruction which gates the contents of 
register R^ of Figure 2-3 to the bus is then executed. With gate 
signal Gj stuck at 1, the contents of register Rj are always gated to 
the bus, so that the resulting logic value present on the bus is a 
logic AND or logic OR function (depending on the technology) of the 
logic values of registers Rj and Rp. 
Consider another case. Gate signal G. to register R. splits into 
G.QI G.i, .... G.~ to gate the contents of individual cells of 
register R1 onto the corresponding bus lines. Suppose the gate signal 
to cell-0 of register R1, G^Q, is stuck at 1. Due to this fault, the 
contents of cell-0 will always be gated to the Bus, 30 that when an 
instruction which transfers the contents of register R2 to register R, 
is executed, the logic value transferred to cell-0 of register R, will 
be the logical AND or logical OR of the logic values of cell-0 of 
regiatwr Rj and cell-0 of register Rg. 
Example: Load signal Lp to register R2 splits up in 
LoQf Lpi ,-..., Lo-7 to load the individual cells of register Rg with 
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the values on the corresponding lines of the bus. Suppose the load 
signal to cell-2 of register Rg, 1^ is stuck at 1. Due to this 
fault, cell-2 of register ^ will be loaded with the logic value on 
line-2 of the bus (Busg) whenever an instruction transfers data over 
the bus. Therefore, if an instruction which loads register R, with 
the contents of register R1 is executed, then cell-2 of register R2 is 
also loaded with the contents of cell-2 of register Rj. 
If the load signal Lp to register R~ is stuck at 1, then the load 
signals to all the cells of register Rg are stuck at 1. 
2.4 Test Generation Procedure for Detecting Faults in Data Storage and 
Data Transfer Function 
During the test generation procedures for detecting faults in data 
storage and data transfer functions, the input data patterns are 
applied at an Input Port (controllable inputs) and the output data 
patterns are observed at an Output Port (observable outputs). This 
procedure is quite similar to that discussed by Thatte [Thatte 
80, Thatte 79]. Let I^.L,,- • • ,1^ be a sequence of instructions 
which transfers data from the Input Port of the microprocessor to the 
Output Port of the microprocessor. Instruction I. transfers data from 
the Input Port of the microprocessor to register R.. Instruction Ip 
transfers data from register Rj to register R- • Instruction I. 
transfers data from register Rjc_|  to the Output Port of the 
microprocessor.   Let Tj 1T2, Tj^. denote the transfer paths 
between Input Port and register R^, register R^ and register Rp, . . . 
.register R}. t and Output Port, respectively. Let the registers and 
the transfer paths be w cells (lines) in width. Figure 2-4 
illustrates the notation. 
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The following procedure detects the faults in data storage and data 
transfer functions previously given in Sections 2.1 and 2.2, 
respectively. 
Procedure 1 
Execute I. with Input Port data 11....1/ 
w width 
Input Port data-11 ....1 
w width 
Execute Ig, I*,. • . • , 1^ / 
Expected data at' Output Port - 11 ... .1 
w width 
Execute I. with data 11 ....1/Input data-11 ....1 
w width w width 
Execute L>,I*,. . . . , L, / Expected data-11 ....1 
'    * w width 
Execute L with data 11.. 1 00..0/ 
"w72  w72~" 
Input data-11..1 00..0 
~w72  w72~ 
Execute L> 1 -x , 1^ / 
Expected data-11..1 00..0 
~v72      w72~" 
Execute I1 with data 11 ..1 00..0 11 .. 1 00..0/ 
w/4  w/4  w/4   w/4 
Input data-11..1 00..0 11 .. 1 00..0 
w/4  w74  w74  w/4 
Execute ^'^ 1^ / 
Expected data-11..1 00..0 11 .. 1 00..0 
w/4  w74  w74  w/4 
Execute I1 with data 1010....10/Input data-1010....10 
w width w width 
Execute Ig.I^,. . . . >\ /  Expected data-1010... .10 
w width 
Repeat the above sequence of instructions with complementary data. 
Theorem 1 : Procedure 1 detects the following faults: 
1. Any number of cells in the path from input port to 
output port stuck at 0 or 1 . 
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Figure 2-4: Example used in Section 2.4 
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2. Two or more cells within any register in the path from 
input port to output port coupled. Any number of 
registers may have this fault pattern. 
3- Any number of cells within any register in the set 
[Rj ,1*2, .... fR^^i ] changes its value, even though 
it is not supposed to do so. 
4. Any number of lines in the path from input port to 
output port stuck at 0 or 1. 
5. Two or more lines in any transfer path from input port 
to output port coupled. Any number of transfer paths 
may have this fault pattern. 
Proof: If a fault is described by (l) or (4), then it will 
be detected either after the execution of sequence ^.Ip' * * 
. . , 1^ when the expected output data is 111....1, or after 
the execution of the same sequence of instructions when the 
expected output data is 000....0. 
If a fault is described by (3), then it will be detected 
either   after   ths   second   execution   of   sequence 
Lj.Ip, Ijj when the expected output data in both 
instances is 111....1, or after the second execution of the 
same sequence of instructions, when the expected output data 
is 000....0. 
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If a fault is described by (2) or (5) then it will be 
detected at some stage of Procedure 1 when the two cells or 
lines are required to carry different logic values, which they 
cannot do in the presence of the stipulated fault. 
Q.E.D. 
Procedure 1 is executed for all the different directed paths from 
an input port to an output port. All the possible input-output port 
combinations must be considered. Procedure 1 tests data storage and 
data transfer of every register which can be directly or indirectly 
written into and read from. Typical of the registers which are not 
included in the above category are those associated with jump, branch, 
or subroutine call instructions. These can be tested by executing 
these instructions with appropriate sets of jump, branch or subroutine 
addresses. 
2.5 Test-Generation Procedures for Control Transfer Function 
The details of the test-generation procedure for the control 
transfer function are dependent on the details of the interconnections 
of the various registers in the microprocessor. In general, there are 
two schemes by which registers of the microprocessor can be 
interconnected ["Hill 77]. In the first scheme, registers are 
interconnected to each other by means of an interconnection bus, as 
shown in Figure 2-5• In the second scheme, registers are directly 
connected to each other, as shown in Figure 2-6. Test generation 
procedure for these two different schemes will be illustrated by means 
of examples. 
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2.5.1 Bus Connection Between Registers 
The transfer of data through a bus is a two step process. The 
first step uses the control signal (gate) to route the data from the 
source register to the output of the bus. The data is not actually 
stored by the bus. The second step transfers the bus output into the 
destination register. 
We will specify the test procedure under the assumption that 
atleast one register connected to the bus is controllable and atleast 
one other register is observable. Where this assumption is not 
applicable, the reader can readily adapt our procedures to his case if 
he keeps in mind the concepts which we will introduce in Section 
2.5«2. Let the number of registers on the bus be J. Furthermore, let 
each of these registers be w cells wide. Data can be transferred to 
these registers from an input port through register REGIN and 
transferred to the output port through register REGOUT. Each register 
receives gating and loading signals from the Control Unit. The gate 
signal G gates the contents of the register R onto the bus. The 
load signal L_ loads the contents of the bus into the register R • 
Each of these signals is split up to control each individual cell of 
the register. Figure 2-5 illustrates the notation. 
We propose Procedure 2 to detect any fault in the gating signals 
G Q,G j, .... fGp(w_i)» (Gating signal to individual cells of 
register R_ after the split).  We propose Procedure 3 to detect any 
fault in the loading signals LBQ,Lnj, .... il»nfw_i)t (Loading 
signal to individual cells of register Rp after the split). The fault 
model for these signal was previously given in Section 2.3. 
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Procedure 2: 
FOR I < 1 TO W DO 
BBC IN 
Write REGIN with J_ in the i-th position of the data pattern 
Transfer REGIN to register R 
Write REGIN with 0 in the i-th position of the data pattern 
Transfer REGIN over the bus to some one register R^, k **» p. 
Transfer R^ to REGOUT 
Read REGOUT / Expected data has 0 in the i-th position 
of the data pattern 
END 
Repeat the above sequence of instructions with complementary data. 
Repeat procedure 2 for all the other registers on the bus, 
(viz., Rj (••»RD_j »^n+i »•*Rj'• 
Procedure 3: 
FOR I < 1 to W DO 
BEGIN 
Write REGIN with 0  in the i-th position of the data pattern 
Transfer REGIN to register R 
Write REGIN with 1 in the i-th position of the data pattern 
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Transfer REGIN to some one register R^, k i* p. 
Transfer R to REGOUT 
Read REGOUT / Expected data has 0 in the i-th position 
of the data pattern 
END 
Repeat the above sequence of instructions with complementary data. 
Repeat procedure 3 for all the other registers on the bus, 
(viz., Rj,..,R • ,R +j ,..Rj). 
Theorem 2: Procedures 1, 2 and 3 detect the following 
faults: 
1 . Any number of gate signals in any number of registers 
in set [Rj,R2, . . * . ,Rj] stuck at 0 or 1 . 
2. Any number of load signals to cells in any number of 
registers in set [R1,R2» • « • • »RjJ stuck at 0 or 1. 
Proof: If a fault is described by (1), then it will be 
detected either by Procedure 1 or by Procedure 2. Suppose the 
gate signal to cell-i of register R is stuck at 0 or 1. Due 
to this fault, either cell-i is effectively stuck at x, 
x e L0J]» or the value of cell-i will always be gated to the 
bus. The former case will be detected by Procedure 1 , while 
the latter case will be detected by Procedure 2. This is so 
because in Procedure 2, cell-i of register R is initialized 
to y, y 8 [0,l], but y is transferred to cell-i of some other 
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register R^ on the bus. The logic value actually transferred 
to cell-i of register R,, will be the logical ANT) or logical OR 
function of y and y (i.e., either 1 or 0, depending on 
technology used). Hence, the fault will be detected either 
when y is 0 or when y is 1. 
If a fault is described by (2), then it will be detected 
either by Procedure 1 or Procedure 3. Suppose the load signal 
to cell-i of register R  is stuck at 0 or 1 .  Due to this, 
either cell-i of register R is stuck at x, x e [b,l], or the 
value of line-i of the interconnection bus is loaded into 
register R during those instruction which utilize this bus 
for data transfer.   The former case will be detected by 
Procedure 1, while the latter case will be detected by 
Procedure 3»  Cell-i of register R is first initialized by y 
6 [0,l] and then some other register R^, which is also 
connected to the bus, is loaded with a data pattern having y 
in its i-th position.  Due to the fault, the i-th cell of 
register R will also be loaded with y. 
V Q.E.D. 
Where this is possible, the iteration loops in Procedure 2 and 3 
can be reduced by simultaneously initializing more than one cell of 
register R . Cell-s and csll-n of register R can be simultaneously 
initialized with a data pattern having 0 in the m-th and n-th 
positions. Similarly, cell-m and cell-n of register Rjj can be 
initialized with a data pattern having 1  in the m-th and n-th 
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positions. In the limiting case, all the cells of registers R and R^ 
can bo simultaneously initialised with 0 and i, respectively. In the 
next section we will use this limiting case to write procedures for 
the case of direct transfer of data among of a group of registers. 
Also, where this is possible, the number of repetitions of 
Procedures 2 and 3 can be reduced by initializing more than one 
register R^ (Registers R,^ and R^g, where kl 4 Ic2 4 p) with data 
pattern having 1 in the i-th position. This would also reduce the 
length of the test sequence. In fact, Procedures 2 and 3 can be 
combined by reading register R as well as register R^. 
2.5*2 Direct Transfer Among a Group of Registers 
Data transfer among a group of registers, interconnected to each 
other, is a one step process.  The control signal R^ < R.» will 
transfer the contents of register R.. to register R^. It may be 
electrically split or simply fan out to directly transfer the contents 
of a cell of register R.. to the corresponding; cell of register R*. 
This is illustrated by registers RQ, R1, Rg. and R, interconnected to 
each other as shown in the Figure 2-6, where only register RQ can be 
directly written into and only register Rg can be directly read out. 
We will first give a general procedure and then illustrate this 
procedure with an example based on Figure 2-6. 
Procedure 4: 
tfe define two terms. Let Sp denote all those registers which are 
destinations for two or more source registers and for each register R^ 
in the set Sp, define Q^ be the set of all those registers which are 
sources to register R^. 
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Figure 2-6: Direct? TransPer Among a Group op  Registers 
Step 1: Select some register R. 6 S^. 
Define P^^ = Q^^ 
Step 2: REPEAT 
a) Select some register R. 6 P.• 
b) If there exists a register R^ S Q^ such that writing in the 
register R^ does not involve a path through register R... 
THEN 
Begin 
Write Rj with data-111 ...1 
Write R^ with data-00O...O 
Read R^^ / Expected data-OOO. ..0 
End 
ELSE 
Begin , 
Write Rk with data-OOO...0 
Write R, with data-111... 1 
Tra:;f)fer R^  < Rfc 
Read Ri / Expected data-OOO...0 
End 
;) Pi < Qi - C Rj I- 
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UNTIL P^empty. 
Step 3: Repeat Steps 1 and 2 for all the registers in the set S«< 
Step 4: Repeat Steps 1, 2, and 3 with complementary data. 
XXXXX 
Procedure 5 
Let Sg denote the set of all those registers which are destination 
for only one source register and the associated source register ha3 
one or more destination register. 
Step 1: Select some register R^ S Sg. 
Let register R.. be the' only source register of R,. 
Step 2: a) Write register Ri with data - 000...0 
b) Write register R^ with data - 111...1 
c) If there exists some one register R,,, k/i, which is 
also a destination register for R.. 
THEN 
Transfer R^ < R, 
d) Read R^  / Expected data = 000...0 
Step 3: Repeat Steps 1 and 2 for all the registers in the set S_» 
Step 4: Repeat Steps 1 , 2, and 3 for complementary data. 
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In Procedure 5 the fault model assumed is that either the contents 
of one or more cells of register R^ are always same as the 
corresponing cells of register RJ or the contents of one or more cells 
of register RJ are transferred to corresponding cells of register RJ 
when data are transferred to some one register R^ (k 4 i) from 
register Ry 
Example: This example generates a sequence of instructions to test 
the control transfer function for Figure 2-6. The sequence of 
instructions is generated using Procedures 4 and 5. 
Instructions generated using Procedure 4 are  : 
Sp " L RQ' ^1 ' ^2 ^ 
Q0 - [ R1 , R2 "] 
Q]  ■ T R0. R2 J 
Q2 ■ C R0» Ht, R3 ] 
Step 1 j Select RQ 
?o - % 
Step 2: 
Iteration 1 
a). Select R1 
b). Write RQ with 111...1 ; Transfer R1 <  RQ 
Write R0 with 000...0 ; Transfer E2 <  R0 
Transfer RQ <  R2 
Transfer R2 < RQ ; Read R2 /Expected data=>000.. .0 
c). P0 = C R2 1 
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Iteration 2 
a). Select R~ 
b). Write RQ with 111...1 ; Transfer R2 <  RQ 
Write RQ with 000...0 ; Transfer R1 <  RQ 
Transfer RQ <— R1 
Transfer Rg <  RQ ; Read Rg /Expected data-000...0 
e). P0 - [ ] 
Step 5: 
Step 1: Select Rj 
Step 2: 
P1 "<>l 
Iteration 1 
a). Select RQ 
b). Write RQ with 000...0 ; Transfer Rg <  RQ 
Write RQ with 111...1 
Transfer R1 <  Rg 
Transfer R2 <  R1 » Read R2 /Expected data-000...0 
c). Pj - T R2« R3 ^ 
Iteration 2 
a). Select R2 
b). Write RQ with 111...1 ; Transfer R2 <  RQ 
Write RQ with 000...0 
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Transfer Rj <  RQ 
Transfer R2 <  R1 ; Read R2 /Expected data-000...0 
c). P, - [ ] 
Step 3: 
Step 1: Select R2 
P2 -Q2 
Step 2: 
Iteration 1 
. a). Select Rg 
b). Write RQ with OOO...0 ; Transfer R1 <  RQ 
Write RQ with 111...1 
Transfer R2 <  R1 
Read R2 /Expected data-OOO...0 
c). P2 - [ Rt , R3 ] 
Iteration 2 
a). Select R1 
b). Write RQ with 111...1 ; Transfer R1 <  RQ 
Write RQ with 000...0 
Transfer R2 <  RQ 
Read R2 /Expected data-OOO...0 
c). P2 - [ R5 ] 
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Iteration 3 
a). Select R, 
b). Write RQ with 111...1 ; Transfer Rj <  RQ ; 
Transfer R, <  Rj 
Write R0 with 000...0 
Transfer R2 <  Rg 
Read R2 / Expected data - 000...0 
c). P2 - [ ] 
Step 4: Repeat Step 1 , 4, and 5 using complementary data. 
Instructions generated using Procedure 5 are : 
s3 - C R3 1 
Step 1 : Ri - R,  ; Rj «' R1 
Step 2: a). Write RQ with 000...0 ; Transfer R1 <  RQ ; 
Transfer R, <  Rj 
b). Write RQ with 111...1 ; Transfer R1 <  RQ 
c). Transfer R2 <  R-* ; 
Read R2 / Expected data » 000...0 
Step 4: Repeat Steps 1 and 2 for complementary data. 
* END * 
Theorem 3: Procedures 1, 4, and 5 will detect the following 
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fault: 
1 . Any number of control signals, which directly transfer 
the cell content of a source register to the 
corresponding cell of the destination register, stuck 
at 0 or 1 . 
Proof: Suppose the control signal which transfers the 
content of cell-k of register R^ to the corresponding cell of 
register R.. is stuck at 0 or 1. Due to this fault, either a 
constant value x, x € Co,l] is always transferred from cell-k 
of register R^ to the corresponding cell of register Rj when 
an instruction which transfers the contents of register R^ to 
register R.. is executed, or the value of cell-k of register R.. 
is always gated to register R*. The former case will be 
detected by Procedure 1. The latter case is detected by 
Procedures 4 and 5- In Procedures 4 and 5, cell-k of register 
R. is initialized to y, y S [0,lj and cell-k of some other 
rogister R^, which is also a source to register R^, is 
initialized to y. During the transfer of register R^ to 
register R^f the logical value transferred to cell-k of 
register Ri will be the logical AND or logical OR function of 
y and y (either 0 or l). Hence, the fault will be detected 
either when y=1 or when y=0. Procedure 4 is executed for both 
values of y. 
Q.E.D. 
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Where this is poaaible, the number of repetitions of step 2 in 
Procedure 4 can be reduced by initializing more than one register RJ 
in the set Pi (Registers RJ, and RJ2» where jl * j2) with data - 
111 ... 1. This would substantially reduce the length of the test 
sequence. 
Actually Procedures 2 and 3 (these procedures generate tests to 
detect faults in gating and loading signals for the case where 
registers are connected to each other via a Bus) are similar to 
Procedures 4 and 5 ( these generate tests for the case where registers 
are directly connected to each other). When a number of source 
registers are directly connected to a destination register, then the 
various transfer signals are similar to the "Gate" signals of the bus 
transfer scheme with the destination register acting as the bus. 
Similarly, when a source register is directly connected to a number of 
destination registers, then the various transfer signals are similar 
to the "Load" signals of the bus transfer scheme with the source 
register acting as the bus. 
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CHAPTER 3 
INPUT - OUTPUT FUNCTIONS 
In this chapter, we will consider the input-output operations of a 
microprocessor at the functional level. In particular, we will deal 
with input-output behavior in terms of state tables. (if the 
relationship is asynchronous, then the state tables are called flow 
tables). tfe will use these state tables (flow tables) to generate 
tests for detecting the stipulated faults in the input-output 
operations of the microprocessor and illustrate our approach with an 
actual case. 
3.1 State Diagram Model 
The state-table description of a system lists its output and the 
next state for any input and present state. To do a complete 
functional test implies that all entries in a state (flow) table must 
be tested for the output and the next state. It is not feasible to 
design fault detection experiments, using state diagram model, for the 
entire microprocessor. If a microprocessor has N inputs and H 
flip-flops, then the length of a complete fault-detection experiment 
is at least of the order of 2  .  A VLSI microprocessor may be a 
network with N ■ 25 and M m  50. This leads to 2 ' patterns, which is 
22 
approximately 3.8 x 10  patterns. Assuming that one had the patterns 
and applied them at an application rate of 1 ns/pattern, the test time 
would be over a million years. But, if we limit the approach to 
certain small parts of the microprocessor, then the task might not be 
formidable. Usually, the number of inputs and states associated with 
the input-output functions is small. If this is the case, then we can 
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use the state-diagram model to test the input-output operations of the 
microprocessor, Then the number of tests required to do a complete 
test of the input-output functions will generally not be very high. 
3*2 State Diagram Model for Input - Output 
We will specify the input-output behavior either in terms of a 
state table, if the operation is synchronous, or in terms of a flow 
table, if the operation is asynchronous. The checking experiment is 
designed by specifying an input sequence and the resulting output 
sequence generated by the correct machine such that, under a set of 
allowable faults, the machine is uniquely characterized. Thus, if the 
machine under test exhibits the correct response to this input 
sequence, then it must either be the correct machine, or a machine 
equivalent to the correct machine. The design of the checking 
experiment for synchronous machines has been given considerably more 
attention in the literature than the design of checking experiments 
for asynchronous machines. Generating tests for asynchronous circuits 
is considerably more difficult than for synchronous circuits. 
Several methods for the design of checking experiments for 
synchronous machines have been proposed based on automata 
identification experiments. Because these have been widely published 
[Hennie 68, Kohavi 78, Breuer 76], we need not consider here the 
synchronous case, and limit our discussion to the asynchronous case, 
which is apparantly prevalent in input-output subsystems. 
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3*2.1 Test Generation for Asynchronous Input-Output 
The input-output behavior of asynchronous networks is specified by 
flow tables which consist of a two dimensional array ['Jnger 69J- The 
columns correspond to the input states, and the rows correspond to the 
internal states. The interior entries are ordered pairs representing 
the next internal state and the current output, respectively. The 
combination of the input state and the internal state is called the 
total state. Both the output and the next internal state of a 
sequential circuit are functions of the current total state. When the 
next internal state is the same as the current internal state, then 
the total state is said to be stable. Entries representing stable 
states are usually shown circled. If a flow table has exactly one 
stable state per row, then it is called a primitive flow table. 
Ve will only consider normal-fundamental-mode (NFM) asynchronous 
operations. In NFM operation, each input change causes the machine to 
eventually enter a stable state, and no new input state is applied 
until this occurs (SIC). Also, no output changes its state more than 
once (SOC) in any given state transition. Hence, an asynchronous 
sequential machine executes transitions between stable total states 
whenever input changes occur. 
A method for designing checking experiments for asynchronous 
machines, originally proposed by Ashkinazy [Ashkinazy 70], allows 
existing methods for constructing synchronous checking experiments to 
be used directly to obtain the desired asynchronous checking 
experiments. In this method, Ashkinazy introduces a new flow table, 
called the Augmented Differential Synchronous Equivalent (ADSE) table, 
for describing NFM asynchronous machines.   In the ADSE table, the 
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columns represent input state changes rather than input states and its 
rows represent the stable total states of the machine's primitive flow 
table, in a one-to-one correspondence. An output vector is associated 
with each row of the ADSE table. The output vector consists of two 
components. The first component consists of the "Z-variables", which 
is the original output vector associated with the stable total state 
of that row. The second component consists of the "a-variables", 
which represent the input state for which the row has its stable 
entry. 
Let T_ be the primitive flow table of the machine and let T'  be 
its ADSE table.  Then T'  is constructed from T using the following 
H XT 
three rules: 
Next State  :    NJV   ;   i]  - [N(r ;   Ir©i)]' 
Output : Z'(r') - Z(r ; I_)   (Z - variables) 
A'(r') - IT (a - variables) 
where 
represents that column of T_in which row r has its 
stable entry. 
is an input vector representing a column of T' 
is that row of T'  corresponding to _the stable total 
state r-Ir (row r, column Ir) in Tp. 
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Z(r ; I)      is the output value of row r, column I of T . 
Z'(r')        is the "Z-variable" output component associated with 
row r' of T'_. 
A'(r')        is the "a-variable" output component associated with 
row r' of T* • 
The column i * 0...0 will always contain stable state entries, by 
construction. Thus, this column does not contain information 
concerning transitions between stable total states* and so it can be 
deleted from the ADSS table. The sub-table of the ADSE table that 
remains after deleting every column that does not contain state 
transition information is called the abbreviated ADSE table. This 
table, which has the tabular attributes of a synchronous table, can be 
characterized by a synchronous checking experiment. This checking 
experiment of the machine T' , after an inverse transformation of T' , 
constitutes a checking experiment for the primitive flow table, T • 
The checking experiment 30 obtained i3 guaranteed to detect only 
those faults occurring in NFM asynchronous machines that : 
1. preserve NFM operations. 
2. do not increase the number of accessible stable total 
states, beyond a specified upper bound. 
We will illustrate the above process by an example in the next 
section. 
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3«3 Input-Output on the IEEE-488 Interface Bus 
We will illustrate the test-generation procedure with the help of 
the IEEE-488 peripheral interface. This bus provides an 
internationally standardized communication link among several 
instruments. These instruments can be measurement apparatus, 
microprocessors, mass storage devices, or other peripherals. 
Devices on the IEEE-488 bus are grouped into three functional 
categories: 
1. Listeners - devices which can receive data from the bus. 
2. Talkers - devices which can send data over the bus and, 
3. Controllers - devices which provide the management function 
of assigning who talks to whom and when. 
A particular device may have the capability to assume any 
combination of the above three functions. 
In thi3 standard, three control lines are used to provide a fully 
synchronized byte transfer on the data lines* Hence, byte transfer 
occurs under the control of a three-wire handshake. The control 
lines, names and functions are described below: 
1 . DAV - Data Valid. Asserted by the current talker when data 
is valid. 
2. RFD - Ready For Data. Asserted when the listening device is 
ready to receive data. 
3. DAC - Data Accepted. Asserted when the current data has 
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been read by all listening devices. 
In addition to these three oontrol lines, there are five management 
lines to manage the usage of the bus. But we need not concern 
ourselves with these management lines, because they only augment the 
information that appears on the data lines. 
The microprocessor connected to the IEEE-488 interface bus can be 
in one of following two modes of operation: 
1 . LISTEN - In this mode, the microprocessor is driving the 
RPD and DAC handshake lines, while listening to the DAV 
handshake line and the associated data lines. 
2. TALK - In this mode, the microprocessor is driving the DAV 
handshake line and the appropriate data lines, while 
listening to the RFD and DAC handshake lines. 
3»3« 1 Microprocessor as Talker 
Figure 3-1 illustrates the handshake process by indicating the 
actual waveforms on the DAV, RFD and DAC signal lines. The handshake 
lines RFD and DAC are inputs to the microprocessor and DAV is the 
output from the microprocessor. 
The handshake process with the microprocessor as a talker, 
illustrated in Figure 3-1 . is converted into the flow-table 
description, shown in Figure 3-?* where the columns represent the 
input state (state of input signal littes RFD and DAC). 
The primitive flow table, shown in Figure 3-3, is obtained from the 
flow table of Figure 3-2. Figure 3-4 shows the Augmented Differential 
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IN: RFD 
OUT: DAV 
IN: DAV 
Figure 3-1 Handshake Process with 
Microprocessor as a Talker 
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INPUT: X - (RFD, DAC) 
• 00 01 11 10 
A ®.o ®,o ®,0 B  ,1 
B ®.1 A  ,0 A   ,0 ®.1 
OUTPUT: Z - (DAY) 
Figure 3-2: Flow Table for Microprocessor as a Talker 
INPUT :  X - (RFD, DAC) 
• 00 01 11 10 
A ®,0 C   ,0 — B  ,1 
B E  ,1 — D   ,0 ®.1 
C A  ,0 ®,0 D   ,0 — 
D — C   ,0 ®,0 B  ,1 
E ®,1 C   ,0 — B  ,1 
OUTPUT: Z =• (EA'O 
Figure 3-3: Primitive Flow Table for Figure 3-2 
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INPUT : i - (ARFD, &DAC) 
« 00 01 10 Z al  a2 
A' A» C» B» 0 0    0 
B' B» D« E» 1 1    0 
C C» A» D» 0 0    1 
D« D» B» C» 0 1     1 
E« E« C B« 1 0    0 
Figure 3-4: ADSE Table for Figure 3-3 
• 
INFJT  : 
01 
i -  (ARFD, 
10 
ADAC) 
Z      al  a2 
A' C« B' 0      0    0 
B' D' B' 1       1     0 
C A» D' 0      0    1 
D» B' C 0      1     1 
B" C» 3' 1       0    0 
Figure 3-5: Abbreviated Table for ADSE Table in Figure 3-4 
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Synchronous Equivalent (ADSE) table corresponding to the primitive 
flow table of Figure 3-3. The columns of the ADSE table of Figure 3-4 
are labelled (ARFD)(ADAC) to denote the fact that these columns 
represent the input changes rather then input states. Thus column 
i ■ (ARFD)(ADAC) ■ 00 represent no input changes while column i ■ 10 
represent a change in input line RFD from its current value and no 
change in the input line DAC. As always, in the ADSE table all the 
states in column i * 00 will be stable, and we can obtain the 
abbreviated ADSE table, as shown in Figure 3-5, which is similar to 
the state table of a synchronous machine. 
Because the abbreviated ADSE table has the tabular attributes of a 
synchronous table, it can be characterized by a synchronous checking 
experiment constructed using well-known techniques. This checking 
experiment, after trivial modifications, constitutes a checking 
experiment for the primitive flow table as well. 
Consider the flow table of Figure 3-2 and the corresponding 
abbreviated ADSE table of Figure 3-5. Since no two rows in the 
abbreviated ADSE table have the same output assignment, this table has 
a distinguishing sequence of length zero, i.e., output vector 
associated with the state uniquely identifies it. 
Let the initial input state be (RFD, DAC) ■ 00 and the initial 
desired state be A'.  An adaptive homing sequence for this machine is 
1. If the Z-variable output is 0, then generate the checking 
sequence. 
2. If the Z-variable output is 1, then apply the input change 
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sequence (01 )(01). 
A checking sequence for the abbreviated ADSB table of Figure 3-5 
with distinguishing sequence of length zero is: 
input i:  222121   12121 
state :A'  B*  E'  B'  D'  C  A' C    D'  B'  E*  C' 
Z:0      1       1       1       000001       1       0 
output 
a    :0      20231       01       3201 
where  i  -   (iiRFD,   fiDAC)   and   a  -   (al,   a2)   are  specified   by  their 
decimal equivalent. 
The   desired   asynchronous   checking   experiment   obtained   from   the 
synchronous experiment given above is : 
input X: 020231       01       3201 
state    :ABBBDCACDBBC 
output Z:01       1       1       000001       1       0 
where X - (RFD, DAC) and Z - (DAV). X is specified by its decimal 
equivalent. 
The asynchronous checking experiment is either the I/O sequence of 
length 12 or 14, depending on whether the initial Z-output was 0 or 1, 
respectively. Under the assumption that no fault can increase the 
number of stable total states, this I/O sequence completely 
characterizes the primitive flow table of Figure 3-3. 
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3*3.2 Microprocessor as Listener 
Figure 3-6 illustrates the handshake process by indicating the 
actual waveforms on the DAV, RFD and DAC signal lines. The handshake 
lines RFD and DAC are outputs from the microprocessor and DAV is the 
input to the microprocessor from the peripheral. Besides the DAV, 
there is an another input signal (internal to microprocessor), BUSY, 
to the input-output mechanism of the microprocessor. This signal is 
active if the microprocessor is executing some instruction. Hence 
signal, BUSY to the hanshake process is indirectly controllable but 
not observable. 
The handshake process, as illustrated in Figure 3-6, is converted 
into the flow-table description. The f.'.ow-table description is shown 
in Figure 3-7. The primitive flow table shown in Figure 3-8 is 
obtained from the flow table shown in Figure 3-7. The ADSE "table 
corresponding to the primitive flow table is shown in Figure 3-9. The 
columns of the ADSE table in Figure 3-9 are labeled (ADAV).(ABUSY) to 
denote the input changes in inputs DAV and BUSY. The abbreviated ADSE 
table corresponding to the ADSE table i3 shown in Figure 3-10. 
Consider the abbreviated ADSE as shown in Figure 3-10. We will not 
consider the input signal, BUSY in the output vector (a2 in the 
a-component), when designing the checking sequence for this table. 
The sequence of input changes (fiDAV, &BUSY) - (0l)(0l) is a 
distinguishing sequence. Let the initial input state be (DAV, BUSY) s 
(00) and the desired initial state be A'. The output Z - (RFD, DAC) 
should bo equal to (1 ,0) 
A checking sequence for the table shown in Figure 3-10 with 
(01)(01) as a distinguishing sequence (a2 of the output vector is not 
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IN! BUSY 
OUT: RFD 
i 
INs DAV 
OUT: DAC 
Figure 3-6: Handshake Process witrh Microprocessor as a Listener 
INPUTj X - (DAV, BUSY) 
• 00 10 01 11 
A © 10 B,  00 © 00 ©00 
B A,   10 © 00 — C,   00 
C — D,  01 A,  00 ©00 
D A,   10 ©01 — C,  00 
OUTPUT: Z - (RFD, DAC) 
Figure 3-7: Flow Table for Microprocessor as a Listener 
INPUT : X - (DAV, BUSY) 
• 00 10 01 11 
A © 10 B,  00 E,  00 — 
B A,   10 © 00 — C,   00 
C — D,  01 E,  00 ©00 
D A,  10 © 01 — C,  00 
E A,  10 — © 00 F,  00 
F — B,  00 E,  00 © 00 
OUTPUT: Z - (RFD, DAC) 
Figure 3-8: Primitive Flow Table for Figure 3-7 
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INPUT : i - (ADAV, ABUSY) 
• 00 01 10 Z al   a2 
A' A' E* B» 10 0    0 
B» B' C» A» 00 1     0 
C C D« B» 00 1     1 
D» D' C» Af 01 1     0 
S' E1 A» p. 00 0    1 
pi p. B» E' 00 1     1 
Figure 3-9: ADSE Table for Figure 3-8 
• 
INPUT  : 
01 
i - (ADA 
10 
V, ABUSY) 
Z      al  a2 
Af B' 3' 10    0    0 
B' C» A1 00    1     0 
C» D' B« 00    1     1 
D' C A1 01     1     0 
S' A' p. 00    0    1 
P' V F? 00    1     1 
Figure 3-10: Abbreviated Table for ADSB Table in Figure 3-9 
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considered when finding the distinguishing sequence) is: 
input i: 1  1  1  1  2  1  1  1  1  1  2  1  1  2 
state :A' E' A* E' A' B' C D' C D' C E' A' E' P* 
Z:2      0202001       01       00200 
output 
a:0      1       01       02323231       01       3 
1112      2      2      12      2 
P'     B'     C'     D'     A*     B'     A'     E'     P'     E' 
0001       202000 
32320201       31 
where   i   ■»    (/JDAV,   ABUSY),   Z   -   (RFD,   DAC)   and   a   -   (al ,   a2)   are 
specified by their decimal equivalent. 
The   desired   asynchronous   checking   experiment   obtained    from   the 
synchronous experiment above is : 
input X:0      101      02323231      01      3 
state    :AEAEABCDCDCEAEF 
output Z:2      0     2     0      2      0     0      1      01      00200 
32320201 31 
PBCDABAEPE 
0001202000 
where   X   -   (DAV,   BUSY)   and   Z  -   (RFD,   DAC)   are   specified  by   their 
decimal equivalent. 
The asynchronous checking  experiment is   the  I/O  sequence  of length 
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24. Under the assumption that no fault can increase the number of 
stable total states, this I/O sequence completely characterizes the 
primitive flow table for Figure 3-8. 
Hence, the length of the test sequence for checking the 
input-output operation on the IEEE-488 bus is not very large, and this 
method of testing input-output operations of a microprocessor seems 
quite promising. 
We will illustrate our scheme with an another example. The next 
oxample considered is a microcomputer component - The 6520 PIA 
(Peripheral Interface Adapter). PIA ia a means used to interface 
peripheral equipment with the microprocessing unit. In this example, 
the 6520 Interrupt flag operations, given to us as RT(register 
transfer) description [Hanson 81 ], are converted into flow tables. 
More details of this example are given in the Appendix. 
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CHAPTER 4 
CASE STUDIES AND CONCLUSIONS 
Ve wanted to gain insight by implementing the concepts discussed in 
Chapter t on some popular microprocessors and other VLSI. The 
motivation behind these case studies was to observe the flow of 
control in the microprocessor using only the information available in 
the typical user's manuals. From the microprocessor organization 
descriptions and instruction sets we deduced the various gate and load 
signals interacting during the execution of various instructions. 
After this, considering the concurrency of the various control 
signals, we implemented the data compression scheme on the gate and 
load signals and found the size of the footprint set. In addition to 
this, we wanted to study how these observable lines could be 
implemented through the (multiplexed) use of microprocessor pins. 
Vfe did these case study for three microprocessors having different 
architectures. These studies were only an attempt to see how our 
scheme will fit into the various different microprocessors and test 
programs were not actually implemented. The case studies were carried 
out on Intel MCS-48, Motorola MC-6800, and TI TMS-9900 microprocessor 
chips. 
4-1 The Case Studies 
The conclusions drawn from the various case studies of 
microprocessors are given below. 
A. INTEL MCS-48 : There is a total of 86 different gate and 
load signals. Considering the concurrency of the different 
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control signals, we get four distinct subsets containing 
64, 12, 3 and 2 control signals. Using the data 
compression scheme, the total number of observables will be 
19(7+5+4+2+1 ). We can scrutinize these observables on the 
two I/O ports, which provide us with 16 pins, and the three 
remaining observables on "TEST 0", "TEST 1" and 
Single-Step(SS) pins of the microprocessor chip. 
B. MOTOROLA MC-6800 : We concluded after studying the 
microprocessor organization and instruction set that there 
is a total of 28 different gate and load signals. 
Considering the concurrency of the different control 
signals, we get three distinct subsets containing 21 , 4 and 
3 control signals. The total number of observables will be 
thirteen(6+3+3+1 )• These extra observables could be 
observed on the 16-bit wide address bus and then three pins 
of the address bus on the MC-6800 chip are still unused. 
C. TEXAS INSTRUMENTS TMS-9900 : While MCS-48 and MC-6800 were 
8-bit microprocessors, the TMS-9900 microprocessor is a 
16-bit chip. There is a total of 25 different gate and 
load signals. Considering the concurrency of the different 
control signals, we get three distinct subsets containg \d, 
7 and 2 control signals. Using the data compression 
scheme, we get twelve(5*4+2+1) observable lines.  We can 
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observe these twelve lines on the 15-bit wide address bus. 
This will still leave us with three unused address bus pins 
on the TMS-9900 chip. 
We wanted to see how our approach could be applied to some other 
VLSI chip, but not a microprocessor. To do this study, we chose the 
6520 Peripheral Interface Adapter. This case study is based on the 
register-transfer-level model of this chip and is presented in the 
Appendix. 
We concluded from all of these paper case studies that the 
implementation of design for Footprint-Testing adds little burden and 
we can use existing pins of the chip to observe them in a test mode. 
In addition to the above case studies, test sequences were 
generated for a real microprocessor controller chip by applying the 
test generation procedures developed in Chapters 1 and 2. The 
hardware of the micro-controller was modified, during the simulation, 
to incorporate the test points and compression scheme, as suggested in 
Chapter 1 . There were a total of 53 different gate and load signals. 
Using the data compression scheme, the number of test points to be 
brought out were reduced to 33 observables. The goal of this study 
was two-fold. First, we wanted to generate the test sequences to gain 
insight into the complexity in generation of the fault-detection 
procedures. Second, we wanted to evaluate the fault coverage of the 
test sequences for stuck-at faults for a real case. At the time of 
this write-up, the test patterns for detecting faults in the 
micro-controller have been generated, but fault-coverage results are 
not yet available. The test-generation effort was quite 
straightforward and we believe that it can be automated without much 
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difficulty. 
4«2 Concluding Remarks 
The purpose of this work has been to design algorithms for easy 
testing of programmable VLSI chips. We beleive that this objective 
has been well met. The test generation effort is done without 
knowledge of the gate and flip-flop level details of VLSI chip. The 
procedures described in this thesis will generate tests which can be 
assembled into valid machine instructions. The microprocessor under 
test executes these instructions, which are stored in the memory of an 
external tester. This external tester continually monitors all the 
input and output pins of the microprocessor. A fault is detected when 
the data on any output pin is different from the expected data. The 
compilation of fault-free response is probably done best in the 
process of design verification. 
The methodology to detect faults in the control fuctions as given 
in Chapter 1 is to be executed in a test mode and the "Footprints" 
after compression are to be observed on the terminal pins of the chip. 
These procedures will verify that the "orchestration" of the various 
control signals, into a well-organized sequence, is proper. 
Procedures to detect faults in the data transfer, data storage, and 
control transfer were given in Chapter 2. These procedures are to be 
executed in the normal operating mode of the microprocessor. The 
test-generation procedures for detecting faults in the input/output 
functions as given in Chapter 3 load to Instructions that are also 
executed in the normal operating mode of the microprocessor. 
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APPENDIX A 
6520 - PERIPHERAL INTERFACE ADAPTER 
Our approach for testing microprocessors can be successfully 
applied to some other VLSI as well. For example, our technique for 
testing the control logic can be successfully applied to the MC36520 
Peripheral Interface Adapter (PIA). This was concluded from the 
following case study based on the register-transfer-level model for 
this chip, as given by Hanson [Hanson 81 J. 
The PIA is an I/O device which acts as an interfaco between the 
microprocessor and peripherals such as printers, displays, keyboards, 
etc. The PIA communicates with the microprocessor via an eight bit 
bi-directional data bus (D30-DB7), three chip selects (CSO, CS1 , and 
£32), two register selects (RSO and RSI), two interrupt request lines 
(IRTJA and fR"3B), one read/write line (R/tf), an enable line (E) - the 
02 clock pin when hooked to the microprocessor MCS6501 , and a reset 
line (RESET). Each PIA has two eight-bit bi-directional peripheral 
data ports (PA0-PA7 and PB0-PB7) for interfacing with peripheral 
equipment. In addition, the 6520 PIA provides four interrupt 
input/peripheral control lines (CA1, CA2, CB1 and CB2). Input lines 
CA1 and CB1 are interrupt inputs only, while peripheral lines CA2 and 
CB2 can act as totally independent interrupt inputs or as peripheral 
control output lines. All of these lines are shown in Figure 4-1 • 
Each peripheral data line may be programmed to act a3 an input or 
as an output.   The 6520 PIA is organized into two independent 
2 
^The MCS6520 PIA is a direct pin for pin replacement for the 
Motorola MC6820 PIA. The 6520 was designed by Synertek, Inc. 
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Figure A-l: Basic 6520 PIA Interface Diagram 
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sections, referred to aa the "A Side" and the "B Side". Bach section 
consists of a Control Register (AC and BC), Data Direction Register 
(AD and BD), Output Register (AO and BO), Interrupt Status Control and 
the buffer necessary to drive the peripheral interface busses. Figure 
4-2 shows the block diagram of the 6520 PIA with the control signals 
and the timing flip-flops associated with it. The control inputs and 
eight timing control flip-flops provide the select signals for reading 
or writing the internal registers. 
There are 9even internal registers and two internal buses. The 
first register is the Data Input Register (DIR), which is loaded with 
the contents on the external data bus (DB0-DB7) whenever ENABLE, also 
denoted by B, (02) is asserted (high). The register DIR then outputs' 
this data onto the internal input bus to the remaining six registers 
AC, BC, AD, BD, AO and BO. Each register has an internal load, clear 
and (where appropriate) bus enable (gate) line associated with it. 
Whenever the load control line associated with a register is asserted 
(high), then the register is loaded with whatever is on the internal 
input bus. Whenever the RESET (Clear) line is asserted (low), then 
all registers are reset to zero. Whenever a bus enable (gate) line is 
asserted (high); then the data from the selected register is placed on 
the internal output bus. This data is put on the external data bus 
only if the enable line associated with the tristate buffers of the 
data bus (Data Bus Output Enable, DBOE) becomes active (high). For 
example, when the load control signal ADIE (A Direction Input Enable) 
is asserted, then the A Data Direction Register (AD) will with loaded 
by the contents on the internal input bus. Similarly, when the gate 
control line ADS is active (high), then the contents of the register 
AD will be gated onto the internal output bus. 
-70. 
OBO OBJ 062 DBS 064006066 087 
I { f f I I I I 
DBOE- 
^ 
TRISTATS 
BUFFER 
ISTATE 
■3* 
DATA INPUT 
REOISTER (DIRI 
CAI 
CA2- 
AC7 
AC6 
fHBA- 
cso- 
CSI- 
CS2- 
RSO- 
RS1- 
R/W- 
ENABLE" 
RESET* 
IRQB-H 
I 
AC IE 
AGIO'S) LOAD It 
SOlSTERi, 
CACI      OUT 
tOAOl 
OBOE 
ADS 
AS 
ACS 
BOS 
BS 
BCS 
ADIE 
AIE 
ACIE 
BOIE 
BIE 
BCIE 
CS0.CS1. ICS2) * .fVf .FtESET.E 
RSl'.RSO'tACZ* 
RSl'.RSO'.ACZ 
RSl'.RSO 
RSl.RSO'.BCZ' 
RSl.RSO'.BCZ 
RS1.RS0 
RS1D* .RSOO* ,AC2\ 
RSID'.RSOO* 
RDlD'.RSOO.f 
RSID.RSOO'BCZ' 
RS1D.RS00, 
RS1D.RS0D. 
ENABLE 
RESET   ACS 
2*z 
CONTROL 
LOGIC 
B&EBUfi 
RA 
m 
M 
RB 
m. 
CB2- 
car 
l 
—OBOE 
—ADS 
—AS 
—ACS 
—BOS 
BS 
BCS 
—ADIE 
—AIE 
—ACIE 
—BDIE 
—BIE 
—BCIE 
—EIENABLE) 
J— RESET 
6C7 
BCS 
BUB  , 
ENABLE 
B CONTROL 
REOISTER 
ISC) 'W 
acio-a Isrr 
* 
ADIE- 
AOS- 
AOATA 
DIRECTION 
REOISTER 
tOAOlADI 
BUI 
^> 
3 
HP 
IE RESET 
* 
J&. MESSr 
S8&2 
OUPUT 
BUFFERS 
—PAO 
f—PA1 
—PA2 
•—PA3 
BUS 
.__ ENABLEi gff  LOS?? 
.s&pu 
£ 
■—PA4 
—PAS 
—PA8 
—PA7 
AS 
L^fcflP 
CLEAIt 
J4D. 
BIE RESET^L, 
* 
—PBO 
11 
BS- 
OUT 
INI 
INS 
OSBLS 
BCIE 
TE 
* 
«= 
BOS- 
- ■ P03 
f——PB4 
—f»7 
B DATA „ 
DIRECTION 
fiQIE=4 UMO^BDP8 
BUS 
RESET 
FiQure A-2i Block Diagram with Control Signals 
Tor the 6520 PIA 
-71- 
6520 PORT OPERATION (PA. PB) 
AO/i: PAn = A0/» 
BD/J: PBfl = BO/j 
AD/?': PA output driver {/?) — high Z 
BD/T: P8 instate (n) - high 2 n - 0.1.2.3.4.5.6.7 
6520 REGISTER-REAO OPERATION 
R/W- CSO-CS1 • (CS2)' • RESET- E: 
(R/W- CSO- CS1 • (CS2)* • RESET- E)' : 
DBfl - RS1'-RS0'-AC2'-AD/J v RS1*RS0'-AC2-(A0/)*-ADfl)' 
•PAn* vRSI'-RSO-ACn vRS1-RS0'BC2'-BDfl v RS1-RS0'-BC2 
•(PBrt-BD/7' v BOn-BDn) v RSI-RSO-BCn 
DB trlstate (n) - high Z 
6520 REGISTER-WRITE OPERATION 
E OIRfl - DBfl           n - 0.1.2.3.4.5.6.7 
E RSOD - RSO 
E .    RS1D - RSI 
(R/W)' • RESET- CSO- CS1 • (CS2)' • E 
ICS0-CS1-(CS2)']'-E + (RESET)* 
W - 1 
W - 0 
RS1O'-RS0D'-AC2'-RESET-W-E' AD - DIR 
RS1D'-RS00'-AC2-RESET-W-E' AO - OIR 
RS1D'-RS0D-RESET-W-E' AC(O-S) - DIR(0-5) 
RS1O-RS0D'-BC2'-RESET-W-E' BD - DIR 
RS1D-RS0O*-BC2-RESET-W-E' BO - DIR 
RS1D-RS0D-RESET-W-E' BC(0-5) - DIR(0-5) 
(RESET)' AO.AO.AC.BO.BO.BC - 0 
6520 INTERRUPT FLAG OPERATION 
AC0-AC7 + AC3-AC6: 
  (AC0-AC7 + AC3-AC6)': 
CS0-CS1-(CS2)'-RSr-RS0'-AC2-R/W-RESET-E: 
         (CS0-CS1.MCS21'1*-E: 
RA'-RESET-(AC1'-CA1»  + ACI-CAlf): 
RA + (RESET)': 
AC5'-RA'-RESET-(AC4'-CA2I  + AC4-CA2t): 
RA + AC5 + (RESET)': 
BC0-BC7 + BC3-BC6: 
  (BC0BC7 + BC3-BC6)': 
CS0CSl-(CS2)'-RS1-RS0'-BC2-R/VYj_RESET-E: 
         ICS0-CS1-(CS2)*J'-E: 
RB'-RESET-(BC1'-CB1»  -t- BCI-CBIt): 
  RB + (RESET)': 
BC5'-RB'-RESET-(BC4'-C82» + BC4-CB2t): 
RB + BC5 + (RESET)': 
IRQA - 0 
[ROA output driver - high Z 
RA - 1 
RA - 0 
AC7 - r 
AC7 - 0 
AC6 - 1 
AC6 - 0 
TRQB - 0 
IRQB output driver — high Z 
RB - 1 
RB - 0 
BC7 - 1 
BC7 - 0 
BC6 - 1 
BC6 - 0 
6520 HANDSHAKING OPERATION (CA2. CB2) 
LEGEND 
DB/i Data bus (n) 
OIR Data input register 
RSOO Register-select 0 delayed llip-llop 
RSiO Register-select 1 delayed fiip-tlop 
W Wrile-conl/ol flip-llop 
RA Read A Hip-Hop 
RB Reaa 8 dip-Hop 
WB Write 8 llip-llop 
- HA Handshake on CA2 flip-Hop 
H8 '   HandshaKe on CB2 llip-llop 
AC5 
BC5 
AC5' 
BC5' 
W-RS.1O-RS0D'-BC2-E* 
W'-E' 
AC4'-AC3'-AC7 + AC4'-AC3RA'-E' + AC4-AC3 + AC5' 
AC5-(AC4'-AC3*-AC7'-RA-E' + AC4'AC3-RA-E' + AC4-AC3') 
BC4'-BC3'-BC7 + BC4'-BC3-WB'-E + BC4-BC3 + BC5' 
BC5(BC4'-BC3'BC7'WBE + BC4'-BC3-WB-E + BC4-BC37) 
CA2 - HA 
CB2 = HB 
CA2 output driver — high Z 
OP? "istaie -» high Z  ' 
WB - 1 
WB - 0 
HA - t 
HA - 0     • 
HB - 1 
HB - 0 
Figure A-3: Register-Transfer Description for the 6520 PIA 
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A complete register-transfer (RT) description for the 6520 PIA is 
shown in Figure 4-3» which lists five statement groups - one for port 
operation (PA and PB), one for register-read operation, one for 
register-write operation, one for interrupt flag operation, and the 
last one for handshaking operation. 
Faults in the register read and write operations can be detected by 
the procedures discussed in Chapters 1 and 2, while the faults in the 
interrupt flag and handshake operations can be detected by the test 
procedures discussed in Chapter 3. 
A.I Fault Detection Procedures for Register Read and Write Operations 
Fault detection procedures for the register read and write 
operations were developed using the methodology discussed in Chapters 
1 and 2. Motorola 6800 programs were written to verify that the 
control signals (viz., gate and load signals to the various registers) 
are being properly generated by the Control Logic, using the 
procedures discussed in Chapter 1 . Then we verified, using the 
methodology of Chapter 2, that these signals are being correctly 
transferred to the appropriate registers and we also verified that the 
data are being properly transferred to the registers. The program 
written to velfy the "orchestration" of control signals consists of 
125 test patterns. Whereas, the program to verify the data transfer 
and control transfer consists of 610 test patterns. 
The second and third group (6520 Register Read Operation and 6520 
Register Write Operation) of statements shown in Figure 4-3 describe 
the conditions under which the contents of the various registers are 
gated onto the internal output bus, conditions under which a register 
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is loaded with whatever is on the internal input bus, conditions under 
which the tristate buffer to bi-directional data bus is enabled to 
gate the contents of the internal output bus onto the external data 
bus and conditions under which the register DIR is loaded by the data 
on the bi-directional data bus. 
During a register read operation data are always present on the 
input to the tristate buffer associated with the internal output bus 
and are transferred to the external data bus only if control signal 
OBOE becomes active. The output bus can get data from one of the six 
registers AC, AD, AO, BC, BD and BO. Data from one of these registers 
are selected by the gate signals ACS, ADS, AS, BCS, BDS and BS, 
respectively. Only one of these gate control lines can be logical 1 
(i.e., active) at any one time. Hence these six gate signals can be 
grouped in the same subset- when the data compression scheme discussed 
in Chapter 1 is used. Tristate buffer enable DBOE cannot be put in 
this subset because it is time coincident with the gate signals during 
a register read operation. 
During a register write operation the data input register DIR is 
loaded when ENABLE! (»E) is active (high) and then this data is 
transferred from the register DIR to one of the other six internal 
registers. The action of DIR is like that of the master in a 
master-slave flip-flop arrangement, the other six registers behaving 
like selectively addressed slaves. Only one of the six load signals 
ADIE, A IE, AC IE, BDIE, BIE and BCIE can be active at any one time. 
■'Gate and load signals should be partitioned into disjoined subsets 
such that signals in a given subset can never be time coincident 
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When one of these is active, the control signal DBOE and any other 
load signal cannot be active. Hence all the load signals and DBOE can 
bo grouped into the same subset. 
Consequently, considering the concurrency of the different control 
signals, we get the following subsets: 
Subset A : (ADS, AS, ACS, BBS, BS, BCS) 
Subset 3 :   (ADIE,  AIE,   ACIE,   BDIS,   BIB,   BCIE,   DBOE,   RESET) 
Subset C  :   (EHABLE) 
Using the data compression scheme we get the following number of 
observables in the various subset : 
if  of observables in subset A ■ floggol +1-4 
if  of observables in subset B a flogpSI +1-4 
if  of observables in subset C ■ 1 
We need an additional special symbol S for the start symbol, as was 
pointed out in Section 1.1.1. Hence, the total number of observables 
for the 6520 ?IA will be ten (4+4+1 +1 ). We can scrutinize eight of 
these observables on either PORT A or PORT 3 (each is 8-bit wide) and 
the remaining two on the bi-directional peripheral control lines CA2 
and CB2. As discussed earlier, the test patterns consist of all the 
instructions repeated twice. 
The compression scheme is such that the number of observables in a 
subset is flog2(r=1 + 1 , where cr' is the number of signals in that 
subset 
-75- 
Test generation procedures for detecting faults in data storage, 
data transfer and control transfer function as discussed in detail in 
Chapter 2, can be easily used to generate tests for the 6520 PIA. 
A.2 Fault Detection Procedures for Interrupt and Handshake Operations 
Let us first consider the interrupt flag operation. Interrupt 
flags AC6 and AC7 for the "A Side" (Flags BC6 and BC7 for the "B 
Side") are the two bits (Bits 6 and 7) provided in the Control 
Register AC (BC) to indicate the status of the interrupt input lines 
CA1 and CA2 (CB1 and CB2). Bits AC6 and AC7 can be observed by an 
instruction which reads the Control Register AC (BC). The conditions 
under which the interrupt flags AC6 and AC7 for the "A Side" (flags 
BC6 and BC7 for the "B Side") can be set or cleared are given under 
the '6520 Interrupt Flag Operation' statement-group shown in Figure 
4-3. The first eight statement in this group are for the "A Side", 
while the next eight statements are for the "B Side". The 
register-transfer statements for the two sides are similar. Hence, we 
will limit our discussion to the interrupt flag operation for the "A 
Side" only. 
Bits 0 and 1 of register AC (ACO and AC1) are used to determine how 
the interrupt is to be handled from the peripheral control line CA1, 
while bits 3. 4 and 5 (AC3, AC4 and AC5) are used to determine how the 
interrupt is to be handled from the peripheral control line CA2. Bit 
5 of register AC determines whether CA2 i3 to act as an input line 
during the interrupt opera Lion or a3 a peripheral output line during 
the handshake operation. All these bits are controllable by writing 
into the register AC via the data bus. 
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Consider the following two statements which give the conditions 
under which the Read Port A flip-flop (RA) is set or cleared. 
IAt 
a
 CSO.CS1.(CS2),.LSSr.RSO'.AC2].R/ff.RESET.E : RA <— 1 
or, letting 
AS * RS1 '.RS0'.AC2 ;    
and D30E - CS0.CS1.(Cs2)'.R/W.RESET.E 
IA1 - AS.DBOE      : RA <— 1 
IA2 - [CS0.CS1.(CS2),J'.E  : RA <  0 
Flip-flop RA is set (goes to 1 ) whenever IAj is asserted (high)^ 
and it is cleared (goes to 0) whenever IA2 is asserted (high) . If 
neither the IA1 or IA2 is asserted, then the flip-flop RA will retain 
its previous value. We will consider IA1 and IA~ as inputs to the 
interrupt flag operation because they are directly controllable by 
executing certain instructions. 
The inputs which control the interrupt flag bit AC7 are RESET, IAj, 
IAo> AC1 and CA1 . How this is done is represented by the flow table 
shown in Figure 4-4. 
We can obtain the primitive flow-table, Augmented Differential 
Sequential Equivalent (ADSE) table and abbreviated ADSE table from the 
flow table, of Figure 4-4 using the procedures discussed in Chapter 3. 
The abbreviated ADSE table contains 48 rows and five columns and is 
not reproduced here. The minimum length of a distinguishing sequence 
for obtained abbreviated ADSE table (not given in this appendix) will 
•'IA.  is asserted by the "Read Peripheral Output Register A" 
operation 
IAp is asserted by not selecting the associated 6520 PIA for 
atleast one clock cycle 
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INPUT:     x = (RTSTr, IAp IAg, ACT, CA1) 
OUTPUT:    z = (AC7) 
00 
I 
A 
B 
C 
D 
000 
00 01 10 11 010(30 
001 
00 01 10 11 
001 
00 01 10 11 mm 
B,l <&o c,o ®o D,0 B,l ©0 CO ®o B,l ®o CO ©0 ©0 
©1 ©1 ®1 ®1 D,0 ®1 ©1 ©1 ©1 ©1 ©1 ©1 ©1 A,0 
©0 A,0 ©0 B,l D,0 ©0 A,0 ©0 B,l ©o A,0 ©o B,l A,0 
©0 ©0 ©o ©0 ©0 C,0 A,0 CO A,0 CO A,0 C,0 A,0 A,0 
where 0 = Don't Care 
IA^ 
IA2: 
(RA')(RESET) (AC1'. CAH+AC1. CA11): 
RA + (RESET)': 
RA * 1 
RA «- 0 
AC7«- 1 
AC7<- 0 
Figure A-4: Interrupt Flag, Bit-AC7, Operation for "A Side". 
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INPUT:  x = (AC5, RESET, IA], IA2> AC4, CA2) 
OUTPUT: z = (AC6) 
i 
I 
C 
D 
0000 
00 01 10 11 0010(30 
0001 
00 01 10 11 
0011 
00 01 10 11 100000 010000 
B,l ©0 C,0 ®o D,0 B,l ©0 C,0 ®o B,l ©0 CO ©0 ®o ®o 
©1 ©1 ®1 ®1 D,0 ®1 ®1 ®1 ®1 ©1 ©1 ©1 ©1 A,0 A,0 
©o A,0 ©o B,l D,0 ©o A,0 ©0 B,l ©o A,0 ©o B,l A,0 A,0 
®0 ®o ®o ®o ®o C,0 A,0 CO A,0 CO A,0 CO A,0 A,0 A,0 
where 0 - Don't Care 
IA^ 
IAg: 
AC5\ RA'. RESET. (AC4'.CA2++AC4. CA2t): 
AC5 + RA + (RESET)': 
RA «- 1 
RA «- 0 
AC6 «- 1 
AC6 + 0 
Figure A-5: Interrupt Flag, Bit-AC6, Operation for "A Side". 
be ons [vis., ^RESET, ftlAj , AIA2» &AC1, A°A1) - (00001 )J. The length 
of the asynchronous checking experiment, if derived, will be of the 
order of 450-500 input patterns. 
The inputs under which the interrupt flag bit AC6 is set or cleared 
are AC5, RESET, IAj, IA2, AC4 and CA2. The dependence of AC6 on these 
variables is specified in the flow table shown in Figure 4-5 • The 
abbreviated AD5E table corresponding to this flow table consists of 30 
rows and six columns. This table also has a distinguishing sequence 
of length of one 
[viz., /XAC5, ARBSET, fllAj , AlA2, MC4, ACA2) - (OOOOOl)J. The length 
of the asynchronous checking experiment, if derived, will be of the 
order of 800-900 input patterns. 
The asynchronous checking experiments for the "B Side" will be 
similar to those for the "A Side". 
The conditions under which the interrupt request lines IHQA and 
IRQB are affected can' be easily verified. Interrupt request line IRQA 
is the combinatorial function of Control Register AC bits ACO, AC3, 
AC6, and AC7. Similarly, interrupt request line IRQB is the 
combinatorial function of bits BCO, 3C3, BC6 and BC7 of Control 
Register BC. Testa for the combinatorial function can be generated 
using widely published methods .[Akers 73. Breuer 76J. 
The 6520 handshake operation could also be verified in a manner 
similar to the one used to verify the interrupt flag operation. 
Furthermore, the flow-tables for interrupt flag operation on flag bit 
AC6 and handshake operation on line CA2 could be combined. 
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